Experimental details 2-1. Growth of InGaAs NWs on Si by SA-MOVPE
The substrate was p-Si (p ~ 1  10 18 cm -3
) and p + -type (p ~ 2  10 19 cm -3 ) Si(111). After 20 nm-thick SiO 2 was formed by thermal oxidation, openings were formed using electron beam (EB) lithography and wet etching. InGaAs NWs were grown in low-pressure horizontal MOVPE system. Trimethylgallium (TMGa), trimethylindium (TMIn), and arsine (AsH 3 ) were used for growth materials. The partial pressures of TMGa, TMIn and AsH 3 . At last, flow-rate modulation epitaxy (FME) was introduced to completely aligned the vertical InGaAs NWs on Si(111) as shown in Fig. 1(a) . Fig. 1(b) shows the typical growth results of the InGaAs NWs on Si(111) substrate. The uniformed and vertically aligned InGaAs NWs were grown on Si(111). The average diameter of the InGaAs NWs was 80 nm, and the average height was about 1 m. EDX line scan profile showed the In composition of the InGaAs NW was 70 ± 2% [10].
2-2. Fabrication process for FET structure.
A two terminal device was then fabricated by first 
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coating the NWs with benzocycrobutene (BCB, DOW CHEMICAL) by spin-coating. Then, 500 nm length of InAs were revealed by reactive-ion etching (RIE) of the BCB layer using O 2 /CF 4 mixed gas. Next, 100 nm thick Au/10 nm-thick Pd/10 nm thick Ti was evaporated to serve as top electrode of the NWs and on the backside of the Si substrate. The I-V curve (with the p + -Si substrate grounded) is shown in Fig. 1(b) . The current was normalized using number of NWs and diameter. Typical rectification was observed under negative bias (forward direction in this case). The ideality factor was approximately 1.9. Interestingly, the current under reverse direction (positive bias) for the InGaAs NW on p + -Si was higher than the case of p-Si. This current is thought to be a Zener tunneling across the heterojunction and indicates tunneling probability across the InGaAs NW/p + -Si became higher. Next, we fabricated a TFET. A single vertically aligned n + -InGaAs/undoped-InGaAs axial NW was grown on a p + -Si substrate that has lithographically defined mask opening-area inside a 50  50 m square SiO 2 mask. The device processes for the TFET were the same as previously reported [6] . First, atomic layer deposition was used to cover the surface of the NW with 20-nm-thick Hf 0.8 Al 0.2 O x for high-k gate dielectric. The oxide was annealed at 270C in nitrogen (N 2 ) after this deposition. Next, photolithography-defined tungsten (W) gate-metal was deposited by RF sputtering. BCB was then spin-coated on the NW. Subsequently, the BCB and the W were etched by RIE at the same time. Next, the top part of the 1200 nm-long NW was revealed. Next, the device was spin-coated again with BCB for electrical separation between the gate-metal and drain-metal. The L g was 200 nm, which corresponds to the length of the undoped InGaAs region. After the RIE, 20 nm of Ti, 10 nm of Pd and 100 nm of Au were evaporated to create drain and source electrodes.
Results
Figure 2(b) shows typical transfer characteristic of the fabricated InGaAs NW/Si TFET at drain-source voltage (V ds ) of 0.05 -1.00 V. In this case, the NW diameter was 30 nm shown in Fig. 2(a) . The curve was measured using parameter analyzer (Agilent 4156C) at room temperature in the dark. The gate voltage (V G ) ranged from -1.00 to +1.00 V. The current values were normalized using outer perimeter of gate. Switching behavior with a SS of 260 mV/dec was observed under reverse bias direction (V g is positive for n-p junction). This switching characterization appeared at the V DS of 0.05 V. Also, the SS became slightly steeper with increasing the V DS . The ratio of the ON/OFF current was approximately ~ 10 3 at V DS of 1.00V. The ON-and OFF-state currents were about 210 -5 A/m, 210 -8 A/m respectively. The threshold voltage, V th , of the I D was -0.70 V. The output characteristic shown in Fig. 4 (b) exhibits I D had saturation region with increasing V DS . Although the switching behaviors of the TFET were based on Zener tunnel transport across the III-V/Si heterojunction, the SS showed a large value. Since the SS of TFET is expressed as a function of V G owing to Zener tunnel current [3] , optimization of series resistances in TFET structure is important for biasing the V DS effectively to tunnel junction, which results in small V G operation, that is, steep slope switching. Thus, we at first investigated a doping effect for undoped InGaAs NW. Since the undoped InGaAs has unintentional (carbon) n-type doping under high V/III ration. The use of Zn doping for the undoped InGaAs NW growth can form intrinsic conductance with compensation effect. After the formation of Si-doped InGaAs/Zn-compensated InGaAs axial NW, TFETs using the axial NW with heterojunction shows sharp SS in transfer characteristic. In Fig. 3(a) , switching behavior with a SS of 80 mV/dec was observed under reverse low bias direction. Also, the SS became slightly steeper with increasing the V DS . T he ratio of the ON/OFF current was approximately ~ 10 5 at V DS of 0.10V. Further improvements are required for attaining higher ON current and steeper SS. References 
